- 19. The packaged semiconductor of claim 15, further comprising a ground ring, said ground ring being electrically connected to said semiconductor chip by said conductive wires.
- 20. The packaged semiconductor of claim 15, wherein flow of said encapsulation material is limited by said plurality of dam bars formed on said leadframe.

### REMARKS

Favorable reconsideration of this application, as presently amended, is respectfully requested.

The Office Action of January 24, 2002 contained the following objections and rejections:

- 1. The disclosure was objected to because in the specification "half-etched section 210" was not  $\uparrow$  shown in the drawings and on page 9 the information was requested to be updated;
- 2. The drawings were objected to because the ground ring electrically connected to the semiconductor chip by conductive wires in claims 5, 12 and 19 were not shown, and because the element "150" in Figure 1 was unclear;
- 3. Claims 1-20 were rejected under 35 USC 112, second paragraph;
- 4. Claims 1-4, 6-11, 13-18 and 20 were rejected under 35 USC 103(a) as being unpatentable over Glenn et al. (U.S. Patent No. 6,281,568 B1)

Each of these will be addressed in turn.

### 1. Objection to the Disclosure

Reference to "half-etched section 210" has been removed in the Substitute Specification submitted herewith under 37 CFR 1.121 and 1.125 in **EXHIBIT** A. It is respectfully requested that this objection be withdrawn.

With regards to the objection on page 9, it is respectfully submitted that the information was updated in the Preliminary Amendment submitted on February 20, 2001. Applicants hereby recognize their duty to update this information, and will do so upon receipt of any new information from the Patent Office. As of the date of submission of this Response, Applicants respectfully submit that the information of the Preliminary Amendment is current. It is respectfully requested that this objection be withdrawn in view of the above.

### 2. Objection to the Drawings under 37 CFR 1.83(a)

Submitted herewith is a Request to Amend the Drawings, with changes indicated in red. No new matter has been added.

With respect to the objection to the drawings, the ground ring is identified in the specification as element "262", and is shown in amended FIGURE 1, and FIGURE 2. The ground ring 262 is electrically connected to the semiconductor chip 20 via conductive wire 270. Accordingly it is respectfully submitted that the objection to the drawings be withdrawn in view of the proposed amendments to the FIGURES.

With respect to element "150", this element is a half-etched section in the chip paddle 80 (see for example FIGURES 2 and 6). This half-etched section 150 is now defined by an arrow as opposed to a lead line in the amended FIGURES for clarification purposes. The half-etched section 150 is defined in the substitute specification on pages 7-9, and was in the original specification on pages 5-7. Accordingly, it is respectfully requested that the objection to the drawings with respect to element "150" be withdrawn.

### 3. Rejection of claims 1-20 under 35 USC 112, second paragraph

In the Office Action, the Examiner stated that in claims 1, 8 and 15, it was unclear and confusing what was meant by the elements in the drawing. It is submitted that, in the substitute specification and the amendments to the drawings submitted herewith, that elements the Examiner referred to in claims 1, 8 and 15 are now clear and any confusion is eliminated. Accordingly, the rejection under 35 USC 112, second paragraph, is submitted to be overcome. To the extent that the Examiner disagrees, the Examiner is invited to contact the undersigned at the Examiner's convenience with any proposed changes or for further clarification, should the Examiner feel necessary.

With respect to claims 5, 12 and 19, the Examiner stated it was confusing and unclear to what was meant by "a ground ring, said ground ring being electrically connected to said semiconductor chp by said conductive wires." As stated above, the ground ring is identified in the specification as element "262", and is shown in amended FIGURE 1, and FIGURE 2. The ground ring 262 is electrically connected to the semiconductor chip 20 via conductive wire 270. Accordingly, it is submitted that this rejection is overcome. To the extent that the Examiner disagrees, the Examiner

is invited to contact the undersigned at the Examiner's convenience with any proposed changes or for further clarification, should the Examiner feel necessary.

Accordingly, it is now submitted that any rejections under 35 USC 112, second paragraph, as identified in the Office Action, are overcome for at least the reasons stated above, and are now in condition for allowance.

# 4. Rejection of Claims 1-4, 6-11, 13-18 and 20 under 35 USC 103(a) as being unpatentable over Glenn et al.

It is recognized that the Examiner's comments were made insofar as the claims could be understood. Given the amendments to the drawings and the substitute specification, it is submitted that the claims are now clearly understandable.

Applicants hereby submit under 35 U.S.C. 103(c) that the subject matter developed by the inventors of Glenn et al. and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person. Accordingly, Applicants submit the Glenn et al. reference is not an appropriate reference.

Accordingly, in view of the above amendments and comments, it is respectfully submitted that the present invention as defined by the claims is allowable over Glenn et al., and the rejection is submitted to be overcome.

 $\wedge$ 

In view of the above, it is believed that this application is in condition for allowance, and such a Notice is respectfully requested. In the event the Examiner believes prosecution of this application may be advanced through a telephonic interview or an Examiner's amendment, the Examiner is requested to contact the undersigned at the Examiner's convenience.

Respectfully submitted,

JENKENS & GILCHRIST, A Professional Corporation

Robert W. Mason Reg. No. 42,848

1445 Ross Avenue, Suite 3200 Dallas, Texas 75202-2799 (214) 855-4196 (214) 855-4300 (fax)



### COPY OF PAPERS ORIGINALLY FILED

Patent Application Docket #45475-00028 99-44653

### EXHIBIT B MARKED-UP SPECIFICATION

## SEMICONDUCTOR PACKAGE HAVING IMPROVED ADHESIVENESS AND GROUND BONDING

RECEIVED

**TECHNICAL FIELDSUNG SIK JANG** 

JUL 23 2007

TECH CENTER 2800

### TECHNICAL FIELD OF THE INVENTION

The <u>various embodiments of the</u> present invention relates in general to a semiconductor package, and more particularly but not by way of limitation, to a semiconductor package in which the adhesiveness between a chip paddle and a package body is improved, and the chip paddle ground-bonding is improved.

10

15

20

25

5

### HISTORY OF RELATED ART

It is conventional in the electronic industry to encapsulate one or more semiconductor devices, such as integrated circuit dies, or chips, in a semiconductor package. These plastic packages protect a chip from environmental hazards, and provide a method of and apparatus for electrically and mechanically attaching the chip to an intended device. Recently, such semiconductor packages have included metal leadframes for supporting an integrated circuit chip which is bonded to a chip paddle region formed centrally therein. Bond wires which electrically connect pads on the integrated circuit chip to individual leads of the leadframe are then incorporated. A hard plastic encapsulating material, or encapsulant, which covers the bond wire, the integrated circuit chip and other components, forms the exterior of the package. A primary focus in this design is to provide the chip with adequate protection from the external environment in a reliable and effective manner.

As set forth above, the semiconductor package therein described incorporates a leadframe as the central supporting structure of such a package. A portion of the leadframe completely surrounded by the plastic encapsulant is internal to the package. Portions of the leadframe extend internally from the package and are then used to connect the package externally. More information relative to leadframe technology may be found

in Chapter 8 of the book <u>Micro Electronics Packaging Handbook</u>, (1989), edited by R. Tummala and E. Rymaszewski and incorporated by reference herein. This book is published by Van Nostrand Reinhold, 115 Fifth Avenue, New York, New York.

Once the integrated circuit chips have been produced and encapsulated in semiconductor packages described above, they may be used in a wide variety of electronic appliances. The variety of electronic devices utilizing semiconductor packages has grown dramatically in recent years. These devices include cellular phomes, portable computers, etc. Each of these devices typically include a motherboard on which a significant number of such semiconductor packages are secured to provide multiple electronic functions. These electronic appliances are typically manufactured in reduced sizes and at reduced costs, consumer demand increases. Accordingly, not only are semiconductor chips highly integrated, but also semiconductor packages are highly miniaturized with an increased level of package mounting density.

According to such miniaturization tendencies, semiconductor packages, which transmit electrical signals from semiconductor chips to motherboards and support the semiconductor chips on the motherboards, have been designed to have a small/size. By way of example only, such semiconductor packages may have a size on the order of 1x1mm to 10x10 mm. Examples of such semiconductor packages are referred to as MLF (micro leadframe) type semiconductor packages and MLP (micro leadframe package) type semiconductor packages. Both MLF type semiconductor packages and MLP type semiconductor packages are generally manufactured in the same manner.

However, this conventional semiconductor package is problematic in that a thickness of the silver plated layer formed on the upper faces of the chip paddle and the internal leads deteriorates the adhesiveness between the package body and the chip paddle or the internal leads. That is, the silver-plated layer is very weakly bonded to the package body of the encapsulation material (the chip paddle or the side of the internal lead, both of which are made of copper, are strongly bonded to the package body), so that interfacial exfoliation is easily caused at the boundary between the package body and the silver-plated layer. Further, moisture can readily permeate the semiconductor package through the exfoliated portion, which may cause the semiconductor package to crack.

Usually a semiconductor chip or a chip paddle is ground-bonded by conductive wires to achieve grounding or eliminate electrical noise problems. In this conventional

35

5

10

15

20

25

Patent Application Docket #45475-00028 99-44653

semiconductor package, the semiconductor chip is similar in area to the chip paddle, so that there are no sufficient areas for ground bonding.

-3-

### **BRIEF SUMMARY OF THE INVENTION**

In one embodiment of the present invention, there is provided a semiconductor chip having an upper surface and a bottom surface. A plurality of input bond pads and output bond pads on the upper surface of the semiconductor chip and along the eircumferenceperimeter of the semiconductor chip are electrically connected to the semiconductor chip. A chip paddle is provided which has a top surface, a side surface and a bottom surface. The chip paddle is bonded to the bottom surface of the semiconductor chip by an adhesive. The chip paddle has corners, a eircumferenceperimeter and a half-etched section at the lower edge of the chip paddle along the chip paddle eircumference perimeter.

A leadframe is provided having a plurality of tie bars. Each of the tie bars has a side surface and a bottom surface. The plurality of tie bars are connected to the corners of the chip paddle. The plurality of the tie bars externally extend from the chip paddle and have a half-etched section. A plurality of dam bars are provided on the leadframe to help limit flow of encapsulation material on the leadframe.

A plurality of internal leads connect to the leadframe. Each of the leads has a side surface and a bottom surface. The leads are radially formed at regular intervals along and spaced apart from the eircumference perimeter to the chip paddle and extend towards the chip paddle. Each of the leads has a step shaped half-etched section facing the chip paddle.

A ground ring is provided having an upper surface and a lower surface, and positioned between the semiconductor chip and the plurality of internal leads. The ground ring may interchangeably be used as a ground or a power ring. The upper surface of the ground ring is substantially planar with the upper surface of the semiconductor chip and the upper surface of the plurality of internal leads. A plurality of via conductive wires are electrically connected to the plurality of internal leads and the semiconductor chip, wherein the conductive wires have a loop height between the leads and the semiconductor chip. Because of the planarity of the grounding leads and semi-conductor chip, the loop height of the conductive wires is minimized, which allows smaller packaging.

Encapsulating material encapsulates the semiconductor chip, conductive wires, chip paddle, and the leads to form a package body. The flow of the encapsulation material is limited by the dam bars formed on the leadframe. After encapsulation, the

35

5

10

15

20

25

Patent Application Docket #45475-00028 99-44653

chip paddle, leads, and tie bars are externally exposed at respective side and bottom surfaces. The chip paddle further has through-holes in the half-etched section of the chip paddle for increasing the bonding strength of the encapsulation material in the package body. In addition, tabs in the half-etched section of the chip paddle may be provided for the same purpose.

10

Λ

#### BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the method and apparatus of the present invention may be obtained by reference to the following detailed description with like reference numerals referring to like elements when taken in conjunction with the accompanying Drawings wherein:

10

5

FIGURE 1 is a top plan view of <u>one embodiment of</u> the semiconductor ehippackage of the present invention;

FIGURE 2 is a side elevation cross-section view of the semiconductor ehippackage of FIGURE 1 taken along line 2-2;

15

20 🛝

FIGURE 3 is a side elevation cross-section view of the semiconductor ehippackage of FIGURE 1 taken along line 3-3;

FIGURE 4 is a top plan view of a leadframe for one embodiment for the semiconductor package of the present invention;

FIGURE 5 is a top plan view of an alternate embodiment for the semiconductor package of the present invention; and  $\land$ 

FIGURE 6 is a side elevation cross-section view of the semiconductor package of FIGURE 5 taken along line 6-6.

### DETAILED DESCRIPTION OF THE INVENTION

25

30

Referring first to FIGS. 1 through 3, a semiconductor package 10 is shown construed in accordance with the principals of the present invention. AThe semiconductor package 10 includes a semiconductor chip 20 having an upper surface 30, a circumference perimeter 40 and a bottom surface 50. A plurality of input bond pads 60 and output bond pads 70 are disposed on the upper surface 30 of the semiconductor chip 20. A chip paddle 80 having a top surface 90, a side surface 100 and a bottom surface 110 is secured to the bottom surface 50 of the semiconductor chip 20 via an adhesive 120. The chip paddle 80 has corners 130, a circumference 140 perimeter 140 (Fig. 4) and a half-etched section 150. The half-etched section 150 is located at a lower edge 160 of the chip paddle 80.

35

Referring now to FIGS. 1 through 4 in combination, a leadframe 170 is shown having a plurality of tie bars 180, a side surface 190 and a bottom surface 200. (not

shown). The tie bars 180 are connected to the corners 130 of the chip paddle 80. The tie bars 180 externally extend from the chip paddle 80. The leadframe 170 further has ahalf-etched section 210 and a plurality of dam bars 220.

A plurality of leads 230 are connected to the leadframe 170 and have an upper surface 235 and a bottom surface 250. The leads 230 are radially formed at regular intervals along the <u>circumferenceperimeter</u> 140 and spaced apart from the <u>circumferenceperimeter</u> 140 of the chip paddle 80. The leads 230 extend towards the chip paddle 80, such that each of the plurality of leads 230 has a half-etched section 260 facing the chip paddle 80. It is to be noted that the hatched areas in FIG. 1 are the half-etched sections of the paddle 80 and leads 230.

Referring to FIG. 2, there is disclosed a ground ring 262 formed in the half-etched section 150 of the chip paddle 80. The ground ring 262 is positioned between the semiconductor chip 20 and the plurality of leads 230. The ground ring 262 may be interchangeably used as a power ring should circumstances require. The upper surface 264 of the ground ring 262 is planar with the upper surface of the semiconductor chip 20chip paddle 80 and the upper surface 235 of the leads 230.

A plurality of via conductor wires 270 are provided and electrically connected to the plurality of leads 230 and the semiconductor chip 20. The plurality of conductive wires 270 have a loop height 275 between the plurality of leads 230 and the semiconductor chip 20. The loop height 275 of the conductive wires 270 is minimized from the upper surface 235 of the leads 230 and the upper surface 30 of the semiconductor chip 20.

To form the semiconductor package 10, encapsulation material 280 encapsulates the semiconductor chip 20, conductive wires 270, chip paddle 80, and leads 230. Encapsulation material 280 may be thermoplastics or thermoset resins, with thermoset resins including silicones, phenolics, and epoxies. The dam bars 220 limit the flow of the encapsulation material 280 on the leadframe 170. During encapsulation, the chip paddle 80, leads 230, and tie bars 180 are externally exposed at the respective side and bottom surfaces. The side and/or bottom surfaces or chip paddle 80, leads 230, and tie bars 180 may be, but do not necessarily have to be, electroplated with corrosion-minimizing materials such as tin lead, tin, gold, nickel palladium, tin bismuth, or similar alloys.

5

10

15

20

25

30

In a firstone embodiment, the chip paddle 80 is provided with a plurality of through holes 300 in the half-etched section 150 for increasing the bonding strength of the encapsulation material 280 with the package 10.

The through holes 300 (Fig. 1) may be formed by chemical etching, such as when patterning the entire leadframe 170 for forming the half-etched section 150 of the chip paddle 80. Alternatively, the through holes 300 (Fig. 1) may be formed by the use of a mechanical punch or similar device. It should be noted that other methods may be used to form the through holes 300, and the <u>various embodiments of the</u> present invention is are not limited by the formation techniques disclosed herein.

Referring now to FIGS. 4 and 5 in combination, FIG. 5, an alternate embodiment for thea semiconductor package 1011 is shown. In this embodiment, the chip paddle 80 is provided with a plurality of tabs 310 in the half-etched section 150 of the chip paddle 80 for the similar purpose of increased bonding strength. It is also contemplated that the combination of through holes 300 (Fig. 1) and tabs 310 may be used to increase the bonding strength of the encapsulation material 280 in the package 10.

The tabs 310 are formed in the half-etched section 150 of the chip paddle 80. The tabs 310 must extended to a limited degree to prevent a short circuit forming between the tabs 310 and the leads 230. It is preferable that the number of the tabs 310 corresponds to the number of the grounding input bond pads 60 and output bond pads 70 of the semiconductor chip 20. The tabs 310 may be formed by chemical etching when patterning the entire leadframe 170 and also by other mechanical methods depending on the requirements of the individual package 10.11. By increasing the area or length of the chip paddle 80, the tabs 310 are easily bonded with conductive wires 270 by increasing the area for which to connect the conductive wires 270. The tabs 310 may serve to function as a ground or power ring262 in certain applications. It is to be noted that the hatched areas in FIG. 5 are the half-etched sections of the paddle 80 and leads 230.

Referring now to FIG. 6, a cross-sectional view of the semiconductor package 11 taken along line 6-6 of FIG. 5 is shown. The tab 310 is electrically connected to the semiconductor chip 20 via conductive wire 270.

As described previously, the use of the through holes 300 and tabs 310 increase the bonding strength to the encapsulation material 280, in addition to improving the fluidity of the encapsulation material 280 upon encapsulating. The presence of the

5

10

15

20

25

30

through holes 300 and tabs 310 improves the fluidity of encapsulation material 280 by directing flow over or through the tabs 310 and through holes 300 in the package 10. In certain embodiments, as shown in FIGS. 2 and 3, a plated layer 320 of a material such as gold or silver may be applied to the upper surfaces 90, 235 of the chip paddle 80 and leads 230, respectively, to increase bonding strength to the wires 270.

10

5

It is thus believed that the operation and construction of the present invention will be apparent from the foregoing description of the preferred exemplary embodiments. While the semiconductor package having improved adhesiveness and crown bonding shown as described as being preferred, it will be obvious to a person of ordinary skill in the art to add various changes and modifications may be made therein without departing from the spirit and the scope of the invention.

15

The previous description is of a preferred embodiment for implementing the invention, and the scope of the invention should not necessarily be limited by this description. The scope of the present invention is instead defined by the following claims.

2Ò

The following applications are all being filed on the same date as the present application and all are incorporated by reference as if wholly rewritten entirely herein, including any additional matter incorporated by reference therein:


5


10


| Attorney Docket No. | Title of Application  | First Named<br>Inventor |
|---------------------|---|-------------------------|
| 45475-00015         | Semiconductor Package Having Increased Solder Joint Strength                          | Kil Chin Lee            |
| 45475-00016         | Clamp and Heat Block Assembly for Wire<br>Bonding a Semiconductor Package<br>Assembly | Young Suk Chung         |
| 45475-00018         | Semiconductor Package   | Sean Timothy Crowley    |
| 45475-00018         | Near Chip Size Semiconductor Package  | Sean Timothy Crowley    |
| 45475-00019         | Semiconductor Package   | Sean Timothy Crowley    |
| 45475-00020         | Stackable Semiconductor Package and<br>Method for Manufacturing Same                  | Sean Timothy Crowley    |
| 45475-00021         | Stackable Semiconductor Package and Method for Manufacturing Same                     | Jun Young Yang          |
| 45475-00024         | Method of and Apparatus for<br>Manufacturing Semiconductor Packages                   | Hyung Ju Lee            |
| 45475-00029         | Semiconductor Package Leadframe Assembly and Method of Manufacture                    | Young Suk Chung         |

It is thus believed that the operation and construction of the present invention will be apparent from the foregoing description of the preferred exemplary embodiments. It will be obvious to a person of ordinary skill in the art that various changes and modifications may be made herein without departing from the spirit and the scope of the invention.

-10-










FIG. 4





FIG. 5



 $\perp \uparrow$ 

, 1

~ . ~ . \_